Industrial Process Leading to 19.8% on N-Type Cz Silicon  by Cabal,  et al.
 Energy Procedia  33 ( 2013 )  11 – 17 
1876-6102 © 2013 The Authors. Published by Elsevier Ltd.
Selection and peer-review under responsibility of Solar Energy Research Institute of Singapore (SERIS) – National University of Singapore 
(NUS). The PV Asia Pacifi c Conference 2012 was jointly organised by SERIS and the Asian Photovoltaic Industry Association (APVIA)
doi: 10.1016/j.egypro.2013.05.034 
PV Asia Pacific Conference 2012  
Industrial Process Leading to 19.8% on N-Type Cz Silicon 
R. Cabal*, Y. Veschetti, V. Sanzone, S. Manuel, S. Gall, F. Barbier, F. Ozanne, 
A. Bettinelli, C. Gillot, B. Novel, P.J. Ribeyron 
CEA, LITEN, INES, 50 av du Lac Léman, BP332, 73377, Le Bourget du Lac, France 
 
Abstract 
High efficiencies have been demonstrated on n-type solar cells thanks to advanced passivation layers and 
metallisation techniques. In this paper we present the latest results obtained with our bifacial cell structure, using 
BCl3 diffusion for emitter formation, thermal SiO2 passivation and screen-printing metallisation. By continuously 
improving front side contact quality and reducing substrate bulk lifetime degradation we were able to steadily 
increase the efficiency of our solar cells from 18.8% to 19.8% on large area c-Si wafers. A first PV module of 21 
cells exhibiting an output power of 92 Wp was fabricated. 
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1. Introduction 
The highest efficiencies obtained so far on industrial silicon solar devices involve technologies 
implemented on n-type substrates [1, 2]. One way to reduce solar energy cost ($/W) is to elaborate solar 
cells reaching higher efficiencies by developing cost-effective processes using Cz Si(n) substrates [3, 4]. 
The cell architecture considered here is a bifacial n-type PERT (Passivated Emitter Rear Totally diffused) 
structure. The PERT structure developed at INES includes blanket boron emitter on the front side and 
blanket phosphorus Back Surface Field on the rear. BCl3 diffusion is used for emitter diffusion while 
conventional POCl3 diffusion is used for elaborating the BSF. Emitter and BSF passivation are ensured by 
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a SiO2/SiN stack. Silver based screen-printing pastes are used for both front and rear side metallisation. 
The efficiencies obtained on medium area c-Si(n) wafers (148.6 cm²) with our baseline process were 
already presented in details (see [5]). When implementing the process on large area wafers (239 cm²) we 
were able to reach a best efficiency of 18.8% (see Table 1). Nevertheless the scaling up of our process 
highlighted significant limitations in terms of fill factor (FF) and open circuit voltage (Voc) while the 
short-circuit current was not impacted. The present paper focuses on solutions investigated to rule out the 
Voc and FF limitations. 
 Table 1. Average and best n-type PERT solar cell parameters under STC (1000W/m²; 25°C) before optimisation 
 
2. Experimental 
2.1. Promoting a high end-of-process bulk lifetime 
Silicon solar cell efficiency is strongly depending on substrate intrinsic electrical properties. As 
previously mentioned, the processing of n-type PERT cells involves two high temperature steps (boron 
diffusion and thermal oxidation, see Fig. 1a) which open the door to possible degradations of the silicon 
substrate (by detrimental effects of oxygen precipitation, BRL growth during boron diffusion [6], and 
improper ramping conditions during oxidation [7]). In this context, the proper tuning of the different 
thermal treatments is crucial to preserve silicon bulk quality all along the process-flow. A specific study 
was devoted to this tuning. Czochralski c-Si (n) wafers underwent n-type PERT processing steps leading 
to p+/n/p+ samples passivated by SiO2/SiN stacks. Different conditions of BCl3 diffusion and thermal 
oxidation were tested. In order to evaluate the impact of processing steps on bulk properties, the 
passivating stacks and doped regions were removed chemically and the recovered substrates were coated 
by our referent passivating (Si-rich SiN) layer. These samples are referred to as substrates  in the 
rest of the paper. The effective lifetime of charge carriers in these samples is assumed to be mainly 
limited by bulk recombination, and measured for an injection level of 1014 cm-3 using QSSPC setup. The 
averaged results (three samples per test) are presented in Fig. 1. The first tests (1 to 4) consisted in 
reducing the thermal budget of the BCl3 diffusion, and lead to a drastic improvement of effective lifetime 
(~800 μs). Then the BCl3 recipe optimisation (driven by the will to reduce the BRL thickness and to 
improve its homogeneity at wafer scale) allowed us to keep the lifetime superior to 1000 μs along the 
process. Eventually the tuning of the oxidation recipe (mainly the ramping conditions) made it possible to 
reach lifetimes above 1200 μs.  
 
Cell area: 239cm² Jsc (mA/cm²) Voc (mV) FF (%) PFF (%) (%) 
Average (12 cells) 37.8 628.3 77.7 81.8 18.5 
Best 38.0 631.3 78.2 81.9 18.8 
















Fig. 1. (a) N-type PERT process-flow; (b) End-of-process carrier lifetime PERT substrates   
2.2. Improving the front side contacting structure 
The tuning of BCl3 diffusion (previously mentioned) gave us the opportunity to improve doping 
uniformity at wafer scale. Baseline recipe exhibited uniformities (u) around 7.0% on 239 cm² wafers. 
Optimising the recipe allowed us to curb uniformities below 2.4% using the formula: u=100x[Max-
Min/Max+Min] (see Fig. 2(a)). The average series resistance of large area n-type PERT solar cells 
observed on our large area devices, a study was carried out to determine the impact of emitter doping 
uniformity on cell performance. Strong correlations were highlighted between this actual uniformity and 
both cell pseudo fill factor (PFF, measured using Suns Voc) and usual fill factor (FF, calculated from cells 
I-V curves) as presented in Fig. 2(b) for doping uniformities ranging from 11% down to 3%. The shunt 
resistance (Rp .cm²) even 
for the poorest doping uniformities. The positive effect of uniformity improvement on FF ans PFF values 
is not clearly explained. It might be due to a reduced distributed series resistance of the (more uniform) 
emitter Rsheet (as reported in [8]). Complementary investigations are still required in order to clarify which 
is now limiting the PFF. By improving the emitter uniformity we have reached FF close to 80%.  
 
Besides this improvement in diffusion uniformity, a special care was given to wafer cleaning 
chemistry. As a result of this improvement of both clean and diffusion recipes, the saturation current 
densities extracted from Dark I-V measurements, in low field regions and space charge region 
(respectively J01 and J02) were significantly lowered. Thanks to this optimised process, cells Voc (+10 mV) 
and FF (+1.6%) were enhanced. The electrical parameters of the devices are presented in Table 2. 
 
 























Fig. 2. (a) Emitter sheet resistance mapping obtained on 239cm² wafers with our optimised BCl3 diffusion recipe; (b) Evolution of 
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 Table 2. Average and best n-type PERT solar cell parameters under STC after the implementation of the previously mentioned 
process improvements. 
 
Our optimised n-type PERT solar cells exhibited a best efficiency of 19.8%, and exhibit J01 values 
around 4×10-13 mA/cm² and J02 ~3×10-9 mA/cm² (compared to ~2×10-12 mA/cm² and ~2×10-8 mA/cm² 
prior to these latest optimisations [9]). 
2.3. From cell to module 
The reverse behaviour of our n-type PERT solar cells was assessed by means of Reverse Dark I-V. 
Standard Al-BSF solar cells (made from Cz c-Si(p) wafers) were characterised too for comparison 
purpose. P-type devices exhibit a quasi ideal reverse behaviour since no hard breakdown (as described in 
literature [10]) occurs in the voltage range investigated here (0V to -16V). On the opposite the n-type 
cells we used to fabricate (before processing optimisations) showed quite an early hard breakdown (see 
Fig. 3(a), red symbols) with breakdown voltage (Vbd) values around -5V. One advantageous result of the 
front side optimisation presented here is that optimised cells exhibit much softer breakdown (i.e. much 
lower leakage currents (see Fig.3(a), blue symbols). No hard breakdown has been observed on our 
optimised n-type PERT solar cells in the voltage range investigated here, so we are confident this 
technology should meet industrial requirements for module integration. To complete this study, a first PV 
demonstrator (21 cells) has been fabricated using intermediate n-type PERT solar devices providing an 
average conversion efficiency (/peak power) of 19.20% (/4.59 Wp). A conventional module structure 
including a Tedlar backsheet (see Fig. 3(b)) was used for this first demonstrator because the 












Fig. 3. (a) Typical reverse Dark I-V curves of standard p-type (black symbols) standard n-type PERT cells (red symbols) and 
optimised n-type PERT cells (blue symbols); (b) Snapshot of our 3x7 n-type PERT mini module. 
Cell area: 239cm² Jsc (mA/cm²) Voc (mV) FF (%) PFF (%) (%) 
Average (9 cells) 38.8 639.2 79.4 83.2 19.7 
Best 38.8 639.9 79.8 83.3 19.8 
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The electrical parameters of our demonstrator were extracted from illuminated I-V measurements 
achieved under STC (1000 W/m²; 25°C) using a PASAN solar simulator. The output power of this 
demonstrator is 92 Wp which corresponds to a conversion efficiency of 18.35% when considering the 
demonstrator active area (i.e. 21×239  
 
3. Conclusion and outlooks 
The progress achieved since our last report on n-type PERT technology [11] has been made possible 
mainly by a tuning of high thermal budget steps, and especially an improvement of emitter quality and 
uniformity. The resulting junction exhibit higher performance under forward bias:  The reduction of 
saturation current densities (J01 , J02) resulted in a gain in both cell Voc (+10 mV) and Jsc (+0.8 mA/cm²). It 
is worth noticing the Jsc enhancement is not optics related since neither back internal reflectance nor front 
anti-reflective coating have been modified. The improvement of emitter doping uniformity lead to a gain 
in FF (+1.7%). It is worth noticing the FF enhancement is not metallisation related since neither screen-
printed paste nor grid design have been modified. As a consequence, the n-type solar devices elaborated 
here provide efficiencies of up to 19.8% with our optimised n-type PERT process. Despite a higher end-
of-process carrier lifetime, our optimised devices LBIC (for Light Beam Induced Current, not presented 
here) mappings exhibit carrier diffusion lengths (Leff ~1200 μm) comparable to what was measured on 
non-optimised devices. Our n-type PERT structure seems therefore limited by its rear side, which will be 
the focus on next improvements. The reverse behaviour has also been improved compared to the previous 
breakdown results reported on this technology [5, 9]. Eventually, our n-type PERT solar cells were 
assembled into a medium size (21 cells) PV demonstrator with a relative efficiency loss of 4.5%. A larger 
module of 72 cells should be fabricated soon using optimised n-type PERT devices (i.e. with efficiencies 
higher than 19.5%). Such a demonstrator is expected to provide an output power >320 Wp with no help of 
cells bifaciality. The fabrication of glass/glass modules is still required in order to assess our n-type PERT 
solar cells once encapsulated in a bifacial way. 
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